

Fig. 1 (Prior Art)




Fig.2 (Prior Art)




Fig. 34




Fig. 3B







Fig. 4



		ADD LATCH	RESET	RESET	RESET	LOAD	PREV	PREV	PREV	PREV	PREV	PREV	PREV
	(ATCHES)	SLEEP (SLP)	RESET	RESET	RESET	PREV	SET	SET	PREV	RESET	RESET	PREV	PREV
	OUTPUTS (LATCHES	DEV SEL (DSEL)	RESET	RESET	RESET	PREV	PREV	PREV	RESET	PREV	PREV	SET	RESET
		LOCK OUT (LOUT)	RESET	RESET	RESET	띬	PREV	PREV	PREV	PREV	PREV	PREV	PREV
		MATCH	><	×	×	×	×	×	><	×	×	-	
SELECT LOGIC	-	SLEEP (SLP)	×	×	×	×	×	×	×	×	×	0	0
S		(DSCL) SEL DEV	×	-	×	×	×	_	×	_		_	<b></b>
	INPUTS	LOCK OUT (LOUT)	×	×	×	0			×	-	-		-
		(20) MO] MO]	_	-	0	_	_	_	-	-	-	-	-
		DATA BUS	00=1	00=1	×	DEV ADD	01=1	01=1	D3=1	02=1	D2=1	07=1	0=/0
		TAG (HEX)			I				. H10	01H	HJ0	HZ0	02H

<u> </u>		ENADLE (	OCLEAT A	LIT LOOIO		
		FNARTE (	& SELECT O	UT LOGIC		
	INP	JTS			OUTPUTS	
LOW VCC (LVCC)	LOCK OUT (LOUT)	DEV SEL (DSEL)	SLEEP (SLP)	INPUT Enable (IEN)	SEL OUT (SOUT)	DECODER ENABLE (DEN)
0	Х	Χ	Χ	SEL IN	0	0
1	0	Х	Х	SEL IN	0	SEL IN
1	1	0	0	SEL IN	SEL IN	0
1	1	0	1	SEL IN	SEL IN	0
1	1	1	0	1	-SEL IN	1
1	1	1	1	SEL IN	SEL IN	0








Fig. 9




Fig. 10

	0U1/IN	<u>LVČČ</u> COMMENTS	0 0 LOW POWER	0 0 LOW POWER	0 1 DESELECT MODE	0 1 LOAD PACKET ADDR.	0 1 LOAD SECTOR ADDR.	0 1 LOAD BLOCK ADDR.	0 1 INCR. PACKET ADDR.	0 1 LOAD BYTE ADDR. SET INCR ON/OFF	0 1 LOAD PGM DATA REGISTERS	0 1 SELECT CONTROL REG	0 1 LOAD DATA TO REG	0 1 INCREMENT BYTE REG.	0 1 LATCH SA DATA	0 1 CLEAR CONTROL REG.	0 1 CLEAR ADDR. REG.	1 1 READ DATA	1 1 READ CONTROL REG.
		SAL	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0
	SO.		0	0	O,	0	0	0	0	0	<b>,</b>	0	0	0	0	0	0	0	0
IS	e G	ROR	0	0	0	0	0	0	0	0	0	0	0	Ō	0	0	0	-	0
INPUTS	WREG		0	0	0	0	0	0	0	0	0	0	<b>,</b>	0	0	0	0	0	0
		RCR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
	SS		-	1	0	0	0	0	0	0	0	0	0	0	0	-	0	0	0
	60	SREG	0	0	0	0	0	0	0	0	0	<b>-</b> -	0	0	0	0	0	0	0
	CLRADD		0	0	1	1	<b>-</b>	<u>,                                    </u>	-	_	-	-		0	0	_	0	-	-
		SF	0	0	0	0	<b></b>	0	0	0	0	0	0	0	0	0	0	0	0
	PAL	<u> </u>	0	0	0	-	0	0	0	0	0	0	0	0	0	0	0	0	0
		PAI	0	0	0	0	0	0	-	0	0	0	0	0	0	0	0	0	0
	BIAL		0	0	0	0	0	_	0	0	0	0	0	0	0	0	0	0	0
		BA	0	0	0	0	0	0	0	_	0	0	0	0	0	0	0	0	0
	æ		0	0	0	0	0	0	0	0	۰۰	0	0	0	0	0	0	٥.	0
	SEL	DECODER	0	0	0	-	_	_	-	-	_	-	-	_	_	-	-	-	_
	DEV		×	×	0	×	×	×	×	×	×	×	×	×	×	×	×	×	×
S	OUT	SLEEP	×	-	0	×	×	×	×	×	×	×	×	×	×	×	×	×	×
INPUTS	LOCK OUT	•	0	-	-	×	×	×	×	×	×	×	×	×	×	×	×	×	\ ×
		DATA BUS	XXXXXXX	XXXXXXXX	XXXXXXXX	e/dxxaaaaa	xaaaaaaa	xaaaaaaa	XXXXXXXX	e/dxxaaaaa	pppppppp	XXrrrrr	pppppppp	XXXXXXX	XXXXXXX	xx001000	xx010000	2222222	7777777
	TAG	SEE SEE	¥	¥	¥	<u>동</u>	₩ ₩	돌	등	동	통	퓹	ᅙ	를	ভ	푾	1		₩ ₩

			Fig. 12A
	[0]	BIT 0	
	Ξ	BT 1	
:0DE	[2]	BIT 2	
ID CODE	[3]	BIT 3	
	[4]	BIT 4	
	[2]	BIT 5	
REGISTER 00H	[9]	BIT 6	
REGIST	[7]	BIT 7	

REGIST	REGISTER 01H			BLOCK	BLOCK ADDRESS		
	A22	A 21	A20	A19	A18	A17	A16
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

REGIST	REGISTER 02H	•	S	ECTOR ADDR	SECTOR ADDRESS REGISTER	.R	
	A15	A14	A13	A12	A11	A10	Ag
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

Fig. 12C

		77.77	707
	A5	BIT 0	
R	A 6	BIT 1	
Packet address register	A7	BIT 2	
acket addri	A8	BIT 3	
P	Ax	BIT 4	
		BIT 5	
REGISTER 03H		BIT 6	
REGISTE	PACKET INCREMENT ENABLE/ DISABLÉ	BIT 7	

STER	Ao	BIT 1 BIT 0
SS REGI	A1	BIT 2
BYTE ADDRESS REGISTER	A2	BIT 3
	A3	BIT 4
	A4	BIT 5
Register 04H		BIT 6
REGISTE	BYTE INCREMENT ENABLE/ DISABLE	BIT 7

		7
		BIT 0
		BIT 1
CONTROL A		BIT 2
CONTF		BIT 3
	REF VOLTAGE GENERATOR ENABLE	BIT 4
		BIT 5
REGISTER 05H		BIT 6
REGISTI		BIT 7

		? ?	Mg. 126
	WORD LINE WORD LINE WORD LINE TRIM TRIM [3] [2] [1] [0]	BIT 0	
	WORD LINE TRIM [1]	BIT 1	
CONTROL B	word line Trim [2]	BIT 2	
CONTI	WORD LINE TRIM [3]	BIT 3	
	ORD LINE TRIM [4]	BIT 4	
	WORD LINE TRIM [5]	BIT 5	
EGISTER 06H	ORD LINE WORD LINE WORD LINE W TRIM TRIM [7] [6] [5]	BIT 6	
REGIST	WORD LINE TRIM [7]	8IT 7	

		BIT 0
		BIT 1
CONTROL C		BIT 2
CONTE		BIT 3
		BIT 4
	ENABLE WORD LINE SWITCH	BIT 5
REGISTER 07H	CONNECT PROGRAM VOLTAGE TO BIT LINE (PGM)	BIT 6
REGISTE	ENABLE LOW CURRENT PUMP	BIT 7

REGISTE	EGISTER 08H			CONTROL	20L D		
ENABLE S.A. REFERENCE GENERATOR	BIT LINE TRIM (READ) [1]	BIT LINE TRIM (READ) [0]		SENSE MARGIN TRIM (READ)	SENSE MARGIN TRIM (READ) [2]	SENSE MARGIN TRIM (READ)	SENSE MARGIN TRIM (READ) [0]
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BH 0

		,	Hig. 121
CONTROL E	DESELCT ALL MAIN LINES	BIT 0	1
	SELECT ALL ERASE BLOCKS	BIT 1	
	SELECT ALL MAIN BLOCKS	BIT 2	
	DESELCT ALL WORD LINES	BIT 3	
	SELECT ALL WORD LINES	BIT 4	
		BIT 5	
REGISTER 09H		8IT 6	
		817	

		Fig. 12K	
	FLOAT BIT LINES	BIT 0	
	DISCHARGE BIT LINES	BIT 1	
CONTROL F		BIT 2	
CONT		BIT 3	
		BIT 4	
		BIT 5	
R OAH		BIT 6	
REGISTER OAH	CONNECT DL BUS TO DZ BUS	BIT 7	

		Fig. 12L
CONTROL G		BIT 0
		BIT 1
		BIT 2
		BIT 3
	ENABLE SENSE CIRCUITS	BIT 4
		BIT 5
REGISTER OBH	BYPASS PROGRAM LATCHES	BIT 6
		BIT 7

		7
CONTROL H		BIT 0
	ENABLE HIGH CURRENT PUMP	BIT 1
	ENABLE BL SWITCH	BIT 2
	BIT LINE TRIM PROGRAM [0]	BIT 3
	BIT LINE TRIM PROGRAM [1]	BIT 4
	BIT LINE TRIM PROGRAM [2]	BIT 5
REGISTER OCH		BIT 6
	,	BIT 7

		,	Hig. 1211
		BIT 0	
	WORD LINE SUPPLY	BIT 1	
CONTROL I	ENABLE SOURCE SWITCH CIRCUIT	BIT 2	
	SOURCE LINE TRIM (ERASE) [0]	BIT 3	
	SOURCE LINE TRIM (ERASE)	BIT 4	
	SOURCE LINE TRIM (ERASE) [2]	BIT 5	
REGISTER ODH	ENABLE NEGATIVE PUMPS	8IT 6	
		BIT 7	






Fig. 13








Fig. 16





Fig. 17






Fig. 18B




Fig. 19




Fig. 20A




Fig.20B








Fig.21












Fig.25




Fig.26